In the semiconductor and electronic design industry, SystemVerilog is a combined hardware description language and hardware verification language based on extensions to Verilog.

Property Value
dbo:abstract
  • In the semiconductor and electronic design industry, SystemVerilog is a combined hardware description language and hardware verification language based on extensions to Verilog. (en)
dbo:designer
dbo:influencedBy
dbo:latestReleaseVersion
  • IEEE 1800-2017
dbo:wikiPageEditLink
dbo:wikiPageExternalLink
dbo:wikiPageExtracted
  • 2018-05-07 04:48:18Z (xsd:date)
  • 2019-04-03 05:54:13Z (xsd:date)
dbo:wikiPageHistoryLink
dbo:wikiPageID
  • 2540686 (xsd:integer)
dbo:wikiPageLength
  • 29852 (xsd:integer)
  • 34543 (xsd:integer)
dbo:wikiPageModified
  • 2018-04-16 19:57:05Z (xsd:date)
  • 2019-04-03 05:26:11Z (xsd:date)
dbo:wikiPageOutDegree
  • 36 (xsd:integer)
  • 185 (xsd:integer)
dbo:wikiPageRevisionID
  • 836778242 (xsd:integer)
  • 890732297 (xsd:integer)
dbo:wikiPageRevisionLink
dbp:?_
  • yes (en)
dbp:date
  • November 2018 (en)
  • September 2018 (en)
dbp:designer
  • Synopsys, later IEEE (en)
dbp:fileExt
  • .sv (en)
  • .sv, .svh (en)
dbp:influencedBy
dbp:latestReleaseVersion
  • IEEE 1800-2017 (en)
dbp:logo
  • SystemVerilog logo.png (en)
dbp:logoCaption
  • SystemVerilog logo (en)
dbp:logoSize
  • 240 (xsd:integer)
dbp:name
  • SystemVerilog (en)
dbp:paradigm
dbp:reason
  • What is this concatenation? (en)
  • What's the state in 2018? (en)
dbp:text
  • LRM (en)
dbp:typing
dbp:wikiPageUsesTemplate
dct:subject
rdf:type
rdfs:comment
  • In the semiconductor and electronic design industry, SystemVerilog is a combined hardware description language and hardware verification language based on extensions to Verilog. (en)
rdfs:label
  • SystemVerilog (en)
owl:sameAs
foaf:homepage
foaf:isPrimaryTopicOf
foaf:name
  • SystemVerilog (en)
is dbo:influenced of
is dbo:wikiPageDisambiguates of
is dbo:wikiPageRedirects of
is foaf:primaryTopic of